



1. Branch Predictors

1.1 Championship Branch Prediction (CBP-5) [ISCA 2016]

- <https://www.jilp.org/cbp2016/>
-

2. Caches

2.1 Third Data Prefetching Championship [ISCA 2019]

- <https://dpc3.compas.cs.stonybrook.edu/>

2.2 Second Cache Replacement Championship [ISCA 2017]

- <https://crc2.ece.tamu.edu/>
-

3. Cache Partitioning

3.1 Hypart: a hybrid technique for practical memory bandwidth partitioning on commodity servers [PACT 2018]

- <https://dl.acm.org/citation.cfm?id=3243211>
-

4. Security for Side-Channel Attacks

4.1 InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy [MICRO 2018]

- <http://iacoma.cs.uiuc.edu/iacoma-papers/micro18.pdf>

4.2 SafeSpec: Banishing the Spectre of a Meltdown with Leakage-Free Speculation [arXiv 2018]

- <https://arxiv.org/pdf/1806.05179.pdf>

5. Machine Learning Techniques on Computer Architecture

5.1 Learning Memory Access Patterns [ICML 2018]

- <https://arxiv.org/pdf/1803.02329.pdf>

5.2 Virtual Address Translation via Learned Page Table Indexes [NIPS 2018]

- http://homepages.inf.ed.ac.uk/bgrot/pubs/NEURALWALKER_NIPS18.pdf

5.3 Dynamic Branch Prediction with Perceptrons [HPCA 2001]

- <https://www.cs.utexas.edu/~lin/papers/hpca01.pdf>
-

6. RISC-V

- <https://en.wikipedia.org/wiki/RISC-V>
- <https://riscv.org/>
- <https://riscv.org/2018/12/inaugural-risc-v-summit-proceedings/>
- <https://riscv.org/category/workshops/proceedings/>
- <https://riscv.org/software-status/>
- <https://riscv.org/risc-v-cores/>
- <https://riscv.org/software-tools/>
- **“ESPERANTO MAXES OUT RISC-V”**
 - <https://www.esperanto.ai/wp-content/uploads/2018/12/Esperanto-Maxes-Out-RISC-V.pdf>